

IN THE CLAIMS

Please substitute the claim set in the appendix entitled Clean Version of Pending Claims for the previously pending claim set. The substitute claim set is intended to reflect cancellation of claims 1, 2, 4, and 6-9, amendment of previously pending claims 10, 11, 23, 29, 32 and 37. The specific amendments to individual claims are detailed in the following marked up set of claims.

10. (Thrice Amended) A latch circuit, comprising:

a pair of cross-coupled amplifiers, wherein each amplifier includes:

a first transistor of a first conductivity type;

a [second transistor and a third transistor] dual-gated metal-oxide semiconducting field effect transistor (MOSFET) of a second conductivity type, [wherein the second and the third transistor in each amplifier are coupled at a drain region and are coupled at a source region, and] wherein a drain region for the [second and the third transistors] dual-gated MOSFET is [are] coupled to a drain region of the first transistor in the same amplifier, [are] is coupled directly to a gate of the first transistor of the first conductivity type in the other amplifier in the pair of cross-coupled amplifiers, and [are] is coupled to a gate of the [third transistor] dual-gated MOSFET in the other amplifier in the pair of cross-coupled amplifiers;

a pair of input transmission lines, wherein each one of the pair of input transmission lines is coupled to [a] another gate of the [second transistor] dual-gated MOSFET in each amplifier; and

a pair of output transmission lines, wherein each one of the pair of output transmission lines is coupled to the drain region of the first transistor and to the drain region of the [second and the third transistors] dual-gated MOSFET.

11. (Thrice Amended) The latch circuit of claim 10, wherein the first transistor includes a p-channel metal oxide semiconductor (PMOS) transistor, and wherein the [second and the third transistors] dual-gated MOSFET include n-channel metal oxide semiconductor (NMOS) transistors.

23. (Thrice Amended) A memory circuit, comprising:
a number of memory arrays;
at least one sense amplifier, wherein the sense amplifier includes:
a pair of cross-coupled inverters, wherein each inverter includes:
a p-channel metal oxide semiconductor (PMOS) transistor; and
a dual-gate metal oxide semiconductor (NMOS) transistor
wherein a drain region of the PMOS transistor in each inverter is coupled to a drain region of for the dual-gate NMOS transistor in the same inverter, is coupled directly to a gate of the PMOS transistor in the other inverter of the pair of cross-couple inverters, and to one gate of the dual-gate NMOS transistor in the other inverter of the pair of cross-couple inverters;
a complementary pair of bit lines coupling the at least one sense amplifier to a number of memory cells in the number of memory arrays, and wherein each one of the complementary pair of bit lines couples to [a] another gate of the dual-gate NMOS transistor in each inverter; and
a pair of output transmission lines, wherein each one of the pair of output transmission lines is coupled to the drain region of the PMOS transistor and the drain region for the dual-gate NMOS transistor in each inverter.

29. (Thrice Amended) An electronic system, comprising:

- a processor;
- a memory device; and
- a bus coupling the processor and the memory device, the memory device further including a sense amplifier, comprising:
 - a pair of cross-coupled inverters, wherein each inverter includes:
 - a p-channel metal oxide semiconductor (PMOS) transistor; and
 - a dual-gate metal oxide semiconductor (NMOS) transistor wherein a drain region of the PMOS transistor in each inverter is coupled to a drain region for the dual-gate NMOS transistor in the same inverter, is coupled directly to a gate of the PMOS transistor in the other inverter of the pair of cross-coupled inverters, and is coupled to one gate of the dual-gate NMOS transistor in the other inverter of the pair of cross-coupled inverters;
 - a complementary pair of bit lines coupling the at least one sense amplifier to a number of memory cells in a memory cell array, and wherein each one of the complementary pair of bit lines couples to [a] another gate of the dual-gate NMOS transistor in each inverter; and
 - a pair of output transmission lines, wherein each one of the pair of output transmission lines is coupled to the drain region of the PMOS transistor and the drain region for the dual-gate NMOS transistor in each inverter.

32. (Thrice Amended) An integrated circuit, comprising:

 a processor;

 a memory operatively coupled to the processor; and

 wherein the processor and memory are formed on the same semiconductor substrate and the integrated circuit includes at least one sense amplifier, comprising:

 a pair of cross-coupled inverters, wherein each inverter includes:

 a transistor of a first conductivity type;

 a dual-gate transistor of a second conductivity type wherein a drain region for the dual-gate transistor in each inverter is coupled to a drain region of the transistor of the first conductivity type in the same inverter, is coupled directly to a gate of the transistor of the first conductivity type in the other inverter of the pair of cross-couple inverters, and to one gate of the dual-gate transistor in the other inverter of the pair of cross-couple inverters;

 a pair of bit lines, wherein each one of the pair of bit lines is coupled to [a] another gate of the dual-gate transistors in each inverter; and

 a pair of output transmission lines, wherein each one of the pair of output transmission lines is coupled to the drain region of the dual-gate transistor and the drain region of the transistor of the first conductivity type in each inverter.

37. (Thrice Amended) A method for forming a sense amplifier, comprising:

 forming and cross coupling a pair of inverters, wherein forming and cross coupling each inverter includes:

 forming a first transistor of a first conductivity type;

 forming a dual-gate transistor of a second conductivity type, wherein forming the dual-gate transistor includes coupling the drain region for the dual-gate transistor to a drain region of the first transistor in each inverter, directly coupling the drain region for the dual-gate transistor in each inverter to a